




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 27/146	A1	(11) International Publication Number: WO 99/53547 (43) International Publication Date: 21 October 1999 (21.10.99)
(21) International Application Number: PCT/US99/07120 (22) International Filing Date: 31 March 1999 (31.03.99) (30) Priority Data: 09/059,141 13 April 1998 (13.04.98) US (71) Applicant: WISCONSIN ALUMNI RESEARCH FOUNDATION [US/US]; 614 N. Walnut Street, P.O. Box 7365, Madison, WI 53707-7365 (US). (72) Inventors: GUCKEL, Henry; 201 North Whitney Way, Madison, WI 53706 (US). McNAMARA, Shamus; 2302 University Avenue, Madison, WI 53705 (US). (74) Agents: ENGSTROM, Harry, C. et al.; Foley & Lardner, 150 East Gilman Street, P.O. Box 1497, Madison, WI 53701-1497 (US).		(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GM, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i>

(54) Title: PHOTODIODE ARRAYS HAVING MINIMIZED CROSS-TALK BETWEEN DIODES



(57) Abstract

Photodiode arrays (20) are formed with close diode-to-diode spacing and minimized cross-talk between diodes in the array by isolating the diodes from one another with trenches (35) that are formed between the photodiodes in the array. The photodiodes are formed of spaced regions (30) in a base layer (22), each spaced region (30) having an impurity type opposite to that of the base layer to define a p-n junction between the spaced regions and the base layer. The base layer (22) meets a substrate (21) at a boundary (24), with the substrate (21) being much more heavily doped than the base layer (22) with the same impurity type. The trenches (35) extend through the base layer (22) and preferably into the substrate (21). Minority carriers generated by absorption of light photons in the base layer (22) can only migrate to an adjacent photodiode through the substrate (21). The lifetime and the corresponding diffusion length of the minority carriers in the substrate (21) is very short so that all minority carriers recombine in the substrate (21) before reaching an adjacent photodiode.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

- 1 -

PHOTODIODE ARRAYS HAVING MINIMIZED CROSS-TALK BETWEEN DIODES

FIELD OF THE INVENTION

This invention pertains generally to the field of photodetectors and particularly to photodiode arrays, and to structures such as optical encoders that utilize photodetector arrays.

BACKGROUND OF THE INVENTION

Arrays of photosensitive diodes are used in various applications including radiation detectors, imagers and optical position encoders. The arrays may be formed as one- or two-dimensional arrays of aligned photodiodes, or, for optical shaft encoders, a circular or semicircular arrangement of diodes.

A significant and well recognized problem associated with photodiode arrays is "cross-talk" occurring because of minority carrier leakage current between lit and unlit diodes. Such cross-talk can be particularly troublesome in photodetector arrays for optical encoders. Various approaches have been used to minimize such cross-talk, including providing inactive photodiodes to balance the leakage current, as described in U.S. Patents 4,904,861 and 4,998,013 to Epstein, et al.

The problem of cross-talk between diodes in arrays for optical encoders becomes even more acute as the size of the encoder arrays and the relative size and spacing of the diodes is reduced. For micromechanical applications, it would be desirable to produce optical shaft position encoders having lateral dimensions of a few millimeters or even less. To obtain the desired precision angle measurements from the output of an encoder in this size range, the diodes in the arrays must be small and spaced closely together, e.g., with typical diode widths in the range of a few microns or tens of microns and spacing between adjacent diodes of a few microns. At the typical doping levels utilized for the base layer of

semiconductor in diode arrays of this type, the diffusion length of minority carriers generated by photon interaction in the semiconductor is in the range of at least many tens of microns, and such minority carriers have the potential to affect signals at diodes several hundreds of microns away from the region at which the minority carriers were generated. Consequently, as the size of the photodiode arrays is reduced, the cross-talk problem becomes much more severe.

The use of trenches, moats or insulating structures between photodiodes or other active devices to provide isolation between the devices is known. See, e.g., the U.S. Patents 4,639,756 to Rosbeck, et al., 4,868,622 to Shigenaka, 4,868,623 to Nishiura, 5,049,962 to Huang, et al., 5,061,652 to Bendernagel, et al., 5,391,236 to Krut, et al., 5,430,321 to Effelsberg, and 5,438,217 and 5,500,376 to Ishaque, et al. However, such prior approaches are typically not well suited to forming closely spaced miniaturized diode arrays, wherein the spacing between diodes should be in the range of a few microns, or require complex processing steps including passivation of p-n junctions exposed by the trenches between the active devices.

SUMMARY OF THE INVENTION

In accordance with the present invention, photodiode arrays can be formed with close diode-to-diode spacing without cross-talk between diodes in the array. The photodiodes, and preferably other active devices formed on a semiconductor substrate with the diodes, are isolated from one another so as to essentially eliminate minority carrier leakage current between the diodes and between the diodes and other active devices on the substrate. Such isolation allows individual diodes to be formed on a monolithic semiconductor substrate using efficient, cost-effective standard semiconductor processing.

Isolated photodiode structures in accordance with the invention include a semiconductor substrate, such as crystalline silicon, that is doped to a high doping level of a selected impurity type, and a semiconductor base layer on the substrate that has the same impurity type as the substrate and is at a lower doping density than the substrate. The substrate and base layer may be formed of the same semiconductor materials, such as crystalline silicon, with a boundary between the

substrate and an epitaxial base layer at which the doping level of the material changes. At least two spaced semiconductor regions are formed in the base layer and are doped with an impurity type opposite to the impurity type of the base layer to define a p-n junction with the base layer at the boundary between each spaced
5 region and the base layer. The adjacent regions may be closely spaced, with the distance between the regions in the order of a few microns, e.g., 5 to 10 microns or less. A trench is formed through the base layer between adjacent spaced regions, extending at least to the boundary between the base layer and the substrate, and is spaced from the p-n junctions defined between the base layer and the spaced regions
10 so that the trench does not expose a p-n junction. The trench preferably has essentially vertical, parallel sidewalls with a high aspect ratio--the ratio of height to width--and the trench preferably extends partially into the substrate. Where micro-photodiode arrays are formed, the trench preferably has a narrow width in the range of a micron or a few microns. The substantially vertical sidewalls of the trench
15 minimize stray photon absorption at the sidewalls and allow closer spacing of adjacent diodes than would be possible with conventionally etched trenches with sloping sidewalls. The thickness of the base layer is preferably on the order of the absorption length of light to which the photodiodes are to respond so that essentially all of the incident light is absorbed in the base layer.

20 Minority carriers generated in the base layer adjacent to the p-n junction between a spaced semiconductor region and the base layer will be able to migrate to the p-n junction because the distance from the bottom of the base layer to the p-n junction is much less than the diffusion length provided by the relatively low doping density in the base layer. Minority carriers are prevented by the trench
25 from migrating directly in the base layer to the p-n junctions defined between other spaced regions and the base layer. The diffusion length in the much more highly doped substrate is much shorter than in the base layer, and the width of the trench, or the width of the trench combined with the depth by which the trench extends beyond the base layer/substrate boundary into the substrate, is preferably
30 substantially greater than the diffusion length in the substrate so that the minority carriers that move through the substrate under the trench will essentially all be

recombined. Consequently, the leakage current between lit and unlit photodiodes is reduced essentially to zero.

The invention may be incorporated into photodiode arrays for optical encoders, such as shaft encoders, with the diodes arranged in a circular or

5 semicircular progression. The adjacent diodes may be isolated from one another by a trench that is formed entirely around each spaced region, or that is formed partially around the spaced regions to positions which force the minority carriers to travel a path that is long enough to exceed the diffusion length of the minority carriers in the materials through which the carriers pass.

10 It is a particular advantage of the isolation trenches in accordance with the present invention that because the trenches do not cut through or expose a p-n junction, no passivation of the trench walls or bottom is required. By utilizing isolation trenches with essentially parallel sidewalls which are also perpendicular to the top surface of the base layer, no passivation or covering of the walls of the
15 trench is required to avoid unwanted generation of charge carriers at the trench walls or bottom. With substantially parallel, flat, vertical sidewalls, the light incident on the array that passes into the trench will essentially all fall onto the bottom of the trench. Any minority carriers generated at the bottom of the trench will rapidly recombine in the highly doped substrate material and will not be able to
20 diffuse to either of the adjacent p-n junctions. Such flat, parallel walled trenches may be produced utilizing etching techniques such as deep reactive ion etching.

Preferably, in the method of producing photodiode arrays in accordance with the invention, the steps of forming the base layer on the substrate, forming the spaced regions in the base layer to define the p-n junctions, providing
25 an insulation layer on the surface of the base layer with openings for metal contacts, and depositing of metal conductors onto the top surface to make contact with the openings in the insulation layer, is carried out before the trenches are formed. Because the trenches formed in accordance with the invention do not cut through a p-n junction, they do not need to be passivated, and thus no high temperature
30 passivation step for the trench walls is required after the trenches are formed. Lower temperature annealing may be carried out after formation of the trenches if desired without affecting the active devices or metal conductors previously formed.

Further objects, features and advantages of the invention will be apparent from the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

5 In the drawings:

Fig. 1 is a simplified cross-sectional view through a semiconductor structure providing isolated photodiodes in accordance with the invention.

Fig. 2 is a simplified cross-sectional view of a trench type isolation structure in accordance with the prior art illustrating a path of light photons striking
10 the walls of the trench.

Fig. 3 is a simplified cross-sectional view through the isolated diode array structure of the invention illustrating the path of light photons incident upon the isolation trench.

Fig. 4 is a plan view of a portion of an exemplary photodiode array
15 for optical encoders having isolation trenches between photodiodes.

Fig. 5 is a plan view of alternative arrangements of the isolation trenches for a photodiode array in accordance with the invention.

Figs. 6-16 are illustrative cross-sectional views showing an exemplary sequence of processing steps for preparing arrays of isolated photodiodes
20 in accordance with the invention.

DETAILED DESCRIPTION OF THE INVENTION

With reference to the drawings, a photodiode array structure with isolation of the diodes to prevent minority carrier leakage current is shown generally at 20 in Fig. 1 in an illustrative cross-section. The photodiode array
25 structure 20 has a substrate 21 which is heavily doped with an impurity of a selected type, either n-type or p-type (illustratively shown as n+ in Fig. 1). The substrate 21 is formed of a semiconductor, such as single crystal silicon (although it is understood that other semiconductors may also be utilized in accordance with the invention). A base layer 22, preferably formed of the same semiconductor material
30 as the substrate 21, is formed on the substrate and meets the substrate at a boundary

24. The base layer 22 has a much lower doping density of the same type of impurity as the substrate 21, either n-type or p-type, and preferably shares the same crystalline structure as the substrate. For example, the base layer 22 may be grown as an epitaxial layer on top of a substrate 21 comprising a wafer of single crystal silicon or other semiconductor. For illustration in Fig. 1, the back surface or side 25 of the substrate 21 has a metal layer 27 formed thereon which can form one contact for all of the diodes in the photodiode array (and which may be grounded as illustrated in Fig. 1).

Spaced regions 30 of semiconductor are formed in the base layer 22 and are doped with an impurity type that is opposite to the impurity type of the doping of the base layer 22 (p-type dopant as shown in Fig. 1 for the regions 30 and n-type doping for the base layer 22). The boundary 31 between the base layer 22 and each spaced region 30 defines a p-n junction. A trench 35, having side walls 36 and a bottom wall 37, is formed in the base layer 22 and extends from the top surface 38 of the base layer through the base layer at least to the boundary 24 and preferably past the boundary 24 partially into the substrate 21. Although only two of the spaced regions 30, with their corresponding p-n junctions 31, are illustrated in Fig. 2, it is understood that a typical array would have many such isolated p-n junctions, defining diodes, that are separated and isolated by the trenches 35. The top surface or side 38 of the base layer 22 is covered by an insulating layer 40, such as silicon dioxide (SiO_2) where the base layer 22 is formed of silicon, and preferably an antireflective coating layer 41 (e.g., also of SiO_2). Electrical contact conductors 43 may be formed in openings in the insulating oxide 40 and/or in the oxide 42 to provide electrical contact at appropriate positions to the semiconductor regions 30 and thus to the side of the p-n junctions 31 opposite to the side to which electrical connection is provided by the metal layer 27.

For purposes of explaining the invention, the following general dimensions are indicated in Fig. 1: X_j =the depth of the oppositely doped spaced regions 30; W_N =the distance between the bottom of the regions 30 at the p-n junction 31 and the boundary 24 between the base layer 22 and the substrate 21; W_T =the total depth of the trench 35 from the top surface 38 of the base layer 22 to the bottom surface 37 of the trench; W_E =the width of the trench 35 at the bottom

37 of the trench; and W_0 = the depth of the trench from the level of the boundary 24 to the bottom 37 of the trench. Generally, it is preferred that the oppositely doped semiconductor regions 30 be relatively shallow, and typical values for X_j are preferably in the range of 2 μm or less. It is preferred that the charge carriers be generated by the interaction of light photons with the material of the base layer 22 in the vicinity of the p-n junction 31. To obtain substantially total absorption of photons entering the top surface 38 of the base layer 22, it is preferred that the depth W_N be sufficient so that substantially all of the photons in the wavelengths of interest are absorbed before such photons reach the boundary 24. For example, for a base layer 22 formed of crystalline silicon, and incident light having a wavelength in the range of 800 nm, the absorption length L_a is about 15 μm . To ensure that essentially all of the incident photons are absorbed, the depth W_N may be selected to be about twice the absorption length or about 30 μm . Long wavelength light, e.g., red light, is often used in optical encoders because the light emitting diode (LED) light sources commonly used in encoders are most efficient at these wavelengths.

The diffusion length of the minority carriers generated in the lightly doped base layer 22 is proportional to $\sqrt{D_p \tau_p}$ where D_p is the diffusion coefficient for the minority carriers (holes for n-type doping of the base layer 22 as illustrated in Fig. 1), and τ_p is the minority carrier lifetime. Because the doping levels in the base layer 22 are relatively low (e.g., in the range of $10^{15}/\text{cm}^3$) the minority carrier lifetime is relatively long. For illustration, the density of holes, p , changes from its equilibrium value, p_0 , as a result of the action of the incident light to $p_0 + \Delta p$. Typically $p_0 + \Delta p = 10^{10} p_0$. The hole density will decay to p_0 at about

$$10 \cdot 3 \cdot \sqrt{D_p \tau_p}$$

distance from the position at which the holes are generated. Typically, this is about 10-3-60 μm or 1800 μm in the lightly doped base layer 22. The minority carrier lifetimes increase or decrease roughly in proportion to the doping density. While it would thus be possible to increase the doping of the base layer 22 to shorten the minority carrier lifetime, doing so would tend to reduce the photocurrent generated at the photodiodes formed at the p-n junctions 31 for a given flux of incident light.

In the present invention, the base layer 22 is preferably lightly doped to maintain the efficiency of the photodiodes and to provide an effective built-in field that tends to confine the minority carriers to the base layer. Migration of minority carriers between the isolated regions of the base layer defined between the trenches 35 is blocked by the trenches. The minority carriers can migrate toward other p-n junctions only through the heavily doped substrate 21 (e.g., at a doping level of 10^{20} to $10^{21}/\text{cm}^3$), where the lifetime of such migrating minority carriers is significantly reduced. For example, for a reduction in the minority carrier lifetime of a factor of 10^6 in the substrate 21 as compared to the base layer 22, the diffusion length in the substrate compared to the base layer is reduced by a factor of 10^3 . For the example above, where the diffusion length is $1600\text{ }\mu\text{m}$ in the base layer 22, the diffusion length for minority carriers in the substrate 21 is about $1.8\text{ }\mu\text{m}$. The minimum length of the path that minority carriers must follow through the substrate material 21 from one isolated section of the base layer 22 to an adjacent isolated section of the layer 22 between the trenches 35 is equal to $2W_o + W_e$. If this distance is made greater than $1.8\text{ }\mu\text{m}$, essentially all of the minority carriers generated in one isolated section of the base layer 22 will be recombined before reaching an adjacent isolated section of the base layer. Preferably, for microstructure photodiode arrays in accordance with the invention, the lateral dimensions of the spaced regions are in the range of 2 to 20 microns, the spacing between the spaced regions is in the range of 2 to 10 microns, and the width of the trenches is in the range of 1 to 2 microns.

Preferably, the width W_e of the trench does not increase with the depth W_T of the trench so that the walls 36 are substantially "vertical," that is, parallel to one another, and the sidewalls 36 are preferably perpendicular to the top surface 38 of the base layer. The reason why vertical trench walls are preferred may be illustrated with respect to the views of Figs. 2 and 3. In Fig. 2, a trench 50 in an n-type substrate 51, formed in accordance with the prior art using common wet etching techniques to separate diodes defined between the substrate 51 and separated regions 52 of opposite conductivity type, has inwardly sloping sidewalls 54 (a sidewall angle of about 57° to horizontal is typical). The trench will thus have a width at its top that will be as great as or greater than the depth of the trench. Thus, for a deep trench (e.g., $30\text{ }\mu\text{m}$) the width of the trench and thus the minimum

- 9 -

spacing of the diodes cannot be adequately reduced to allow the desired close spacing of the diodes. In addition, light photons entering the trench 50 along a path 56 which intersects the sloping sidewalls 54 will be partially transmitted into the material of the substrate 51 (e.g., about 70 percent) and partially reflected along a path 56 which then intersects the opposite sidewall 54. Some of the photons following the path 56 are absorbed by the material of the substrate 51 (e.g., 21 percent). The charge carriers generated as a result of absorption of photons at the first intersection of the beam path 55 with the sidewall 54 will result in current at the p-n junction on the left side of Fig. 2, while the photons absorbed by the substrate as a result of the interaction of the beam 56 with the opposite sidewall 54 will result in current at the p-n junction on the right-hand side of Fig. 2. Consequently, both of the adjacent diodes will show a detectable current even though the light in the path 55 was most closely adjacent to the left-hand diode 52. In contrast, as illustrated in Fig. 3 for vertical walled trenches 35 in accordance with the invention, light entering the trench 35 on a path 60 will not hit either of the sidewalls 36 but will be incident upon the bottom of the trench 37. The charge carriers generated in the substrate 21 as a result of absorption of the photons entering the substrate at the bottom 37 of the trench will have short lifetimes, and substantially none of these carriers will reach either the left or right p-n junction illustrated in Fig. 3. Consequently, the light incident on the bottom of the trench 37 at any position in the trench will have no effect on the output signal from the photodiodes on either side of the trench.

An exemplary layout for a photodiode array for optical encoders is shown in Fig. 4. As illustrated therein, trenches 35 are formed completely around each of the spaced regions 30 except at an opening 64 through which passes a metal conductor 65 which extends to the metal diode contact 43 for each of the diodes. The conductor 65 extends out to a contact pad 66 which allows connection to external circuitry. The distance between the most closely adjacent openings 64 and the size of the openings is such that substantially no minority charge carriers will pass between isolated regions through these openings. The formation of the trenches 35 in this manner allows connection to be made between the regions 30 and an external contact pad 66 by a metal conductor 65 deposited directly on the top

- 10 -

insulating layer 40. Alternatively, the trenches 35 can completely surround each of the spaced regions 30, with contact being made to contacts 43 at the top of the regions 30 either by a direct electrical connection to a contact pad formed at the metalization point 43 or by forming a bridge of the conductor 65 over the trench 35.

5

Other alternative layouts for the trenches 35 are illustrated in Fig. 5.

On the bottom side of the array shown in Fig. 5 the trenches 35 are illustrated as completely surrounding the metal extension leads 65 and the contact pads 66, thus providing a complete enclosure to prevent minority carriers from migrating from one diode to another. On the top side of the array illustrated in Fig. 5, the trenches 35 extend between the leads 65 and contact pads 66 to an edge 70 of the substrate and base layer, thus again completely isolating the diodes in the array from one another.

The following is an exemplary process sequence for producing isolated photodiode arrays in accordance with the invention.

The process begins with selection of heavily n-type silicon wafers 102, e.g., (111), (110) or (100) orientation. An epitaxial base layer 103 is grown on the n+ wafer substrate 102 as generally illustrated in Fig. 6. After the substrate and base layer are formed, the processing steps described below are then carried out.

A standard cleaning cycle is performed, followed by oxide growth, for the field oxide, at 980° C for 83 minutes wet, to provide an initial field oxide 104 of approximately 5500 Angstroms (Å). The following is the standard cleaning cycle used: soak in sulfuric acid - 2 minutes (160°-180°C), remove, soak in sulfuric acid - 2 minutes (160°-180°C), remove, soak in sulfuric acid - 2 minutes (160°-180°C). Rinse in running deionized water (DI-H₂O) for five minutes. Where no oxide is present, etch in 48% HF for two minutes. Where oxide is present, etch in "OXY-35" for 20 seconds. Soak wafers in NH₄OH-H₂O₂ mixture (60°-70°C). After insertion, remove beaker from heat and let wafers remain in the solution for a total of ten minutes, rinse in running DI-H₂O for 15 minutes, dry wafers, then oxidize immediately. The OXY-35 oxide etch procedure is as follows: weigh 227 grams of NH₄F in a plastic container. Pour NH₄F into 340 cc of DI-H₂O in a

- 11 -

Teflon beaker. This will make 500 cc of stock solution. Measure 200 cc of stock solution into a 400 cc Teflon beaker. (136 g H₂O, 91 g NH₄F). Add 35 cc HF. Etch with Teflon holder or PCV holder. At 20°C, etch rate is approximately 15 Å/second.

5 A photoresist (Shipley 1813), is then spun on at 5000 RPM for 30 seconds, followed by a prebake at 90° C for 30 minutes, to provide a photoresist layer 105. The first mask is then aligned and exposed (for forming the P-region diodes) followed by a development step (MF-321, 45 seconds, 45 seconds) to leave open areas 106 (Fig. 7), followed by a postbake at 125° C for 30 minutes.

10 Following the postbake, an oxide etch (in OXY-35) is carried out for 6 minutes to etch the oxide at openings 108 (Fig. 8). Ion implantation of boron, 40 keV, $5 \times 10^{14} \text{ cm}^{-2}$, is then carried out to provide p regions 109 in the n-type layer 103. This is followed by plasma ash, O₂, 800 W, 8 minutes, 8 minutes, or until done. This is followed by a Piranha bath (4:1 mixture of H₂SO₄ and H₂O₂), 130° C,
15 10 minutes, rinse in deionized water, a standard cleaning cycle (15 seconds, 50:1 H₂O:HF dip), and a dehydration bake, 700°C, for 30 minutes.

 The process continues by applying photoresist, Shipley 1813, spun on at 5000 RPM for 30 seconds, followed by a prebake, 90° C for 30 minutes, alignment and exposure of a mask for p+ diode contact regions (this step may be
20 skipped if the diode implant is deep enough), development with MF-321, 45 seconds, 45 seconds, and a postbake, 125° C for 30 minutes, to leave photoresist regions 114 as shown in Fig. 9 with open areas 115 between the photoresist.

 P-type ion implantation is then carried out with boron at 150 keV, $2 \times 10^{15} \text{ cm}^{-2}$ into the open areas 115 to provide p+ regions 117 in the n-type layer
25 103, as shown in Fig. 10. This process is then followed by plasma ash, O₂, 800 W, 8 minutes, 8 minutes, or until done, a Piranha bath, 130° C for 10 minutes, followed by a standard cleaning cycle (15 seconds, 50:1 H₂O:HF dip), and oxide growth of the antireflection coating, 980° C for 9 minutes, wet). The result is an oxide layer 118 as shown in Fig. 11 having a field oxide thickness of 6000 Å, and
30 an antireflection oxide thickness of 1500 Å.

- 12 -

The process then proceeds by applying photoresist, Shipley 1813, spun on at 5000 RPM for 30 seconds, prebake at 90° C for 30 minutes, alignment and exposure of a mask for contact openings, development with MF-321, 45 seconds, 45 seconds, postbake at 125° C for 30 minutes, and oxide etch, OXY-35, for 2 minutes to leave a photoresist layer 121 as shown in Fig. 12, with openings 122 extending through the photoresist 121 and the oxide layer 118 to the underlying p+ regions.

This process is followed by a Piranha bath, 130° C, for 10 minutes, a pre-ohmic cleaning, and sputtering of aluminum, 3 times on the back side 101 of the substrate 102 to form a thick layer 125 as shown in Fig. 13, and once on the front side of the substrate to form a layer 126. Annealing is then carried out in forming gas (9.89% H₂, remainder N₂) at 460°C for 30 minutes. This is followed by application of photoresist, Shipley 1813 spun on at 5000 RPM for 30 seconds, prebake at 90° C for 30 minutes, alignment exposure of a mask for the metal controls and development with MF-321 for 45 seconds, 45 seconds. This is followed by a postbake at 125° C for 30 minutes, application of an aluminum etchant, a photoresist strip, 1165, for 10 minutes at 75-80° C, to provide the structure shown in Fig. 14 having patterned aluminum contact structures 128 in contact with the underlying p+ regions. Openings 129 are left in the oxide 118 where trenches are to be formed.

The process then continues by applying photoresist, Shipley 1813, spun on 5000 RPM for 30 seconds, prebake at 90° C for 30 minutes, alignment and exposure of the trench mask, development in MF-321 for 45 seconds, 45 seconds, and postbake at 125° C for 30 minutes to provide a photoresist layer 130 covering the structures on the substrate except in regions 131 which are open to the underlying base layer 103 as shown in Fig. 15. The wafers are then subjected to deep reactive ion etching to etch out the trenches in the regions 131 to leave an open trench 132 which extends through to the n+ substrate layer 102 as shown in Fig. 16. Suitable controlled deep reactive ion etching may be carried out using commercially available equipment, e.g., a Plasma Therm ICP system from Plasma Therm, Inc., and as described in U.S. Patent No. 5,501,893 and generally in the

article by Jay Sasserath, et al., "DRIE Profile Control Holds Promise for Varied Applications," Micromachine Devices, Vol. 2, No. 11, Nov., 1997, pp. 1, 4. Such reactive ion etching also deposits a polymer coating on the sidewalls as the etch progresses which provides incidental protection of the walls of the trench from
5 contamination. If desired, a relatively low temperature annealing cycle (e.g., at 460°C) can then be performed to relieve any stresses built up in the trench walls and minimize leakage current at the walls of the trenches.

Other active devices, such as bipolar junction transistors, FETs, CMOS devices, etc., may be formed along with the diodes on the base layer, and
10 can be isolated from the diodes by trenches formed in accordance with the invention. As noted above, the substrate may have p-type doping rather than n-type, and other semiconductors may be used in accordance with the invention.

It is understood that the invention is not limited to the particular embodiments set forth herein as illustrative, but embraces all such forms thereof as
15 come within the scope of the following claims.

CLAIMS

What is claimed is:

- 1 1. Isolated semiconductor photodiode structure comprising:
 - 2 (a) a substrate of semiconductor having a high doping density of
3 a selected impurity type;
 - 4 (b) a base layer of semiconductor meeting the substrate at a
5 boundary and having the same impurity type as the substrate at a lower doping
6 density than the substrate;
 - 7 (c) at least two spaced regions of semiconductor in contact with
8 the base layer, the spaced regions doped with an impurity type opposite to the
9 impurity type of the base layer such that each spaced region forms a p-n junction
10 with the base layer; and
 - 11 (d) a trench in the base layer between the spaced regions that
12 extends at least to the boundary between the substrate and the base layer, the trench
13 spaced from the p-n junctions defined between the spaced regions and the base layer
14 so that the trench does not expose a p-n junction, the width of the trench selected
15 such that the path of minority carriers migrating from one side of the trench to the
16 other through the substrate is greater than the diffusion length of the minority
17 carriers in the substrate.
- 1 2. The structure of Claim 1 wherein the trench extends past the
2 boundary and partially into the substrate.
- 1 3. The structure of Claim 1 wherein the base layer has a top
2 surface and wherein the trench has sidewalls that are parallel to each other and
3 perpendicular to the top surface and a depth greater than its width.
- 1 4. The structure of Claim 1 wherein the substrate has n+ type
2 doping, the base layer has n type doping and the spaced regions have p type doping.
- 1 5. The structure of Claim 1 wherein the trench has a width of
2 about 2 microns.

1 6. The structure of Claim 1 wherein there are multiple spaced
2 regions arranged in a progression of adjacent spaced regions, and wherein a trench
3 is formed between each of the adjacent spaced regions.

1 7. The structure of Claim 1 wherein the trench extends around
2 each spaced region.

1 8. The structure of Claim 1 wherein the trench is formed by
2 deep reactive ion etching and has polymer coated sidewalls.

1 9. The structure of Claim 1 wherein the substrate and the base
2 layer are formed of crystalline silicon.

1 10. The structure of Claim 1 wherein the base layer is at least as
2 thick as the absorption length in the base layer of the light to which the structure
3 will be exposed.

1 11. The structure of Claim 1 wherein the distance from the p-n
2 junctions to the boundary between the substrate and the base layer is selected such
3 that light photons of a selected wavelength that enter the base layer are absorbed
4 before reaching the boundary.

1 12. The structure of Claim 11 wherein the base layer is formed of
2 crystalline silicon, the selected wavelength is red light and the distance between the
3 p-n junctions and the boundary between the substrate and the base layer is at least
4 30 microns.

1 13. The structure of Claim 1 wherein the base layer, substrate and
2 spaced regions are formed of crystalline silicon, and including an insulating layer of
3 silicon dioxide covering the base layer and the spaced regions, with openings in the
4 silicon dioxide layer extending to the spaced regions in which metal contacts are
5 formed.

1 14. The structure of Claim 1 wherein the base layer is an epitaxial
2 layer of silicon grown on a substrate of crystalline silicon.

- 16 -

1 15. The structure of Claim 1 wherein the spaced regions are
2 formed in the base layer and have a depth from a top surface of the base layer to the
3 p-n junction of about 2 microns.

1 16. The structure of Claim 1 wherein the lateral dimensions of the
2 spaced regions are in the range of 2 to 20 microns, wherein the spacing between the
3 spaced regions is in the range of 2 to 10 microns, and wherein the width of the
4 trenches is in the range of 1 to 2 microns.

1 17. A semiconductor photodiode array comprising:

2 (a) a substrate of semiconductor having a high doping density of
3 a selected impurity type;

4 (b) a base layer of semiconductor having a top surface and
5 meeting the substrate at a boundary and having the same impurity type as the
6 substrate at a lower doping density than the substrate;

7 (c) multiple spaced regions of semiconductor in contact with the
8 base layer in side-by-side progression, the spaced regions doped with an impurity
9 type opposite to the impurity type of the base layer such that each spaced region
10 forms a p-n junction with the base layer to define an array of diodes; and

11 (d) trenches in the base layer between adjacent spaced regions
12 that extend at least to the boundary between the substrate and the base layer, the
13 trenches spaced from the p-n junctions defined between the spaced regions and the
14 base layer so that the trenches do not expose a p-n junction, wherein the trenches
15 have sidewalls that are parallel to each other and perpendicular to the top surface of
16 the base layer.

1 18. The photodiode array of Claim 17 wherein the spaced regions
2 defining diodes at the p-n junctions with the base layer are arranged in side-by-side
3 progression in a circular pattern.

1 19. The photodiode array of Claim 17 wherein the spaced regions
2 defining diodes at the p-n junctions with the base layer are arranged in side-by-side
3 progression in a linear pattern.

- 17 -

1 20. The photodiode array of Claim 17 wherein the trenches
2 extend past the boundary partially into the substrate and the depth of the trenches is
3 greater than their width.

1 21. The photodiode array of Claim 17 wherein the substrate has
2 n+ type doping, the base layer has n-type doping and the spaced regions have p-
3 type doping.

1 22. The photodiode array of Claim 17 wherein the trenches have
2 a width of about 2 microns.

1 23. The photodiode array of Claim 17 wherein the trenches
2 extend around each spaced region.

1 24. The photodiode array of Claim 17 wherein the trenches are
2 formed by deep reactive ion etching and have polymer coated sidewalls.

1 25. The photodiode array of Claim 17 wherein the substrate and
2 the base layer are formed of crystalline silicon.

1 26. The photodiode array of Claim 17 wherein the distance from
2 the p-n junctions to the boundary between the substrate and the base layer is
3 selected such that light photons of a selected wavelength that enter the base layer are
4 absorbed before reaching the boundary.

1 27. The photodiode array of Claim 26 wherein the base layer is
2 formed of crystalline silicon, the selected wavelength light is red light, and the
3 distance between the p-n junctions and the boundary between the substrate and the
4 base layer is at least 30 microns.

1 28. The photodiode array of Claim 17 wherein the base layer,
2 substrate and spaced regions are formed of crystalline silicon, and including an
3 insulating layer of silicon dioxide covering the base layer and the spaced regions,
4 with openings in the silicon dioxide layer extending to the spaced regions in which
5 metal contacts are formed.

1 29. The photodiode array of Claim 17 wherein the base layer is
2 an epitaxial layer of silicon grown on a substrate of crystalline silicon.

1 30. The photodiode array of Claim 17 wherein the spaced regions
2 are formed in the base layer and have a depth from the top surface of the base layer
3 to the p-n junctions of about 2 microns.

1 31. The photodiode array of Claim 17 wherein the width of the
2 trenches is selected such that the path of minority carriers migrating from one side
3 of a trench to the other through the substrate is greater than the diffusion length of
4 the minority carriers in the substrate.

1 32. The photodiode array of Claim 17 wherein the lateral
2 dimensions of the spaced regions are in the range of 2 to 20 microns, wherein the
3 spacing between the spaced regions is in the range of 2 to 10 microns, and wherein
4 the width of the trenches is in the range of 1 to 2 microns.

1 33. A method of making a semiconductor photodiode array
2 comprising the steps of:

3 (a) forming a semiconductor structure having a heavily doped
4 substrate and a lightly doped base layer meeting the substrate at a boundary and
5 wherein the doping of both is of the same impurity type;

6 (b) forming spaced regions in the base layer that are doped with
7 an impurity of an opposite type to that of the base layer to define p-n junctions
8 between the spaced regions and the base layer;

9 (c) forming an insulating layer on the base layer and the spaced
10 regions with openings therein extending at least to the spaced regions;

11 (d) forming metal contacts at the openings into contact with the
12 semiconductor of the spaced regions to make electrical contact with the spaced
13 regions;

14 (e) forming open areas in the insulating layer between the spaced
15 regions that are spaced from the p-n junctions defined between the spaced regions
16 and the base layer; and

17 (f) after completing the foregoing steps, forming parallel walled
18 trenches in the base layer at the open areas that extend through the base layer at
19 least to the boundary between the base layer and the substrate.

1 34. The method of Claim 33 wherein the step of forming the
2 trenches is carried out by deep reactive ion etching.

1 35. The method of Claim 33 wherein in the step of forming the
2 trenches the trenches are formed to extend past the boundary between the base layer
3 and the substrate and partially into the substrate.

1 36. The method of Claim 33 wherein the step of forming the
2 heavily doped substrate and the lightly doped base layer is carried out by providing
3 a wafer of heavily doped crystalline silicon and growing an epitaxial layer of silicon
4 onto a top surface of the wafer that has a lower doping density of the same impurity
5 type as the wafer such that the epitaxially grown layer defines the base layer and the
6 heavily doped wafer defines the substrate.




FIG. 1




FIG. 2
(PRIOR ART)




FIG. 3




FIG. 5




FIG. 4





FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/07120

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H01L27/146

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 010, no. 325 (E-451), 6 November 1986 -& JP 61 133659 A (RES DEV CORP OF JAPAN;OTHERS: 02), 20 June 1986 see abstract	1-4,6,8, 9,14,17, 19-21, 25,29, 33-36
Y		7,13,23, 28
Y	PATENT ABSTRACTS OF JAPAN vol. 011, no. 286 (E-541), 16 September 1987 -& JP 62 086756 A (RES DEV CORP OF JAPAN;OTHERS: 02), 21 April 1987 see abstract --- -/--	7,13,23, 28



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

6 July 1999

Date of mailing of the international search report

13/07/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Visscher, E

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/07120

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>PATENT ABSTRACTS OF JAPAN vol. 010, no. 337 (E-454), 14 November 1986 - & JP 61 141176 A (HAMAMATSU PHOTONICS KK), 28 June 1986 see abstract</p> <p>---</p>	1-36
A	<p>US 4 972 244 A (BUFFET JEAN-LOUIS O ET AL) 20 November 1990 see abstract; figures 3-5 see column 1, line 30 - column 2, line 69 see column 6, line 4 - line 62</p> <p>-----</p>	1-36

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 99/07120

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4972244 A	20-11-1990	FR 2633101 A	22-12-1989
		DE 68911772 D	10-02-1994
		DE 68911772 T	30-06-1994
		EP 0350351 A	10-01-1990
<hr/>			